

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
2 June 2005 (02.06.2005)

PCT

(10) International Publication Number
WO 2005/050425 A1

(51) International Patent Classification⁷: G06F 1/32, G05F 1/46

(21) International Application Number: PCT/IB2004/003939

(22) International Filing Date: 18 November 2004 (18.11.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
GB 0326862.0 18 November 2003 (18.11.2003) GB
GB 0326864.6 18 November 2003 (18.11.2003) GB



(71) Applicant (for all designated States except US):
FREESCALE SEMICONDUCTOR, INC. [US/US];
6501 William Cannon Dr., Austin, TX 78735 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **ROZEN, Anton** [IL/IL]; Tzvony 62, 70700 Gedera (IL). **PRIEL, Michael** [—/IL]; Shmuel Hanagid 18/15, 46498 Hertzelia (IL). **SMOLYANSKY, Leonid** [IL/IL]; Ha'Irus 10 Orot, 30600 Or-Akiva (IL). **BOBROV, Boris** [IL/US]; 2716 Barton Creek Blvd., Appt # 811, Austin, TX 78735 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 2005/050425 A1

(54) Title: METHOD AND DEVICE FOR REGULATING A VOLTAGE SUPPLY TO A SEMICONDUCTOR DEVICE

(57) **Abstract:** A device for regulating a voltage supply to a semiconductor device, the device comprising memory for storing a plurality of performance ranges, wherein the respective performance ranges are associated with a respective supply voltage; means for measuring the performance of the semiconductor device; and a regulator for modifying the supply voltage to the semiconductor device if the measured performance of the semiconductor device is not within a predetermined portion of the performance range associated with the voltage supplied to the semiconductor device.

5 **METHOD AND DEVICE FOR REGULATING A VOLTAGE SUPPLY TO A
SEMICONDUCTOR DEVICE**

The present invention relates to a method and device for regulating a voltage supply to a semiconductor device.

10

As the demand for portable electronic devices has increased so correspondingly has the requirement for increased battery life and processor performance.

15

While processor performance has continued to increase at a rapid rate, improvements in battery performance have not.

20

Additionally, in many cases the increase in processor performance has resulted in an increased power usage, which could result in many cases in a reduced battery life.

Consequently, there is a continuing drive to reduce power usage.

25

One solution that manufacturers have used to reduce power usage within portable electronic devices has included temporarily turning off unneeded peripherals; blocks of on-chip memory and, during idle periods, the processor itself.

30

A second solution involves lowering the supply voltage to an integrated circuit to the lowest voltage that is necessary to maintain the performance of the integrated circuit. This solution is based on the principle that the specified voltage supply requirements for an integrated circuit are based upon worst case conditions, for example worst case operational temperature and the quality of the

5 production process (i.e. manufactured process corner), whereas actual conditions are normally better than these. This technique is known as dynamic process temperature compensation DPTC.

DPTC provides the greatest power saving for high MIPS applications.

10

One technique for determining the lowest voltage that would be needed to maintain the performance of an integrated circuit is to decrease the integrated circuit supply voltage in steps until the integrated circuit is measured to be operating just within a predetermined performance. However, the time taken to 15 perform this operation can still result in a large waste of power.

A third solution involves the dynamic control of processor frequency and voltage, commonly known as dynamic voltage frequency scaling DVFS.

20

This technique allows the operational frequency of a processor to be reduced when the processor is not fully loaded. Accordingly, low MIPS applications can be executed at a lower frequency and consequently be executed at a lower supply voltage.

25

DVFS provides the greatest power saving for low MIP applications.

However, to ensure that an application does not fail this technique requires that the frequency of a processor is raised just before the loading of the processor increases.

30

It is desirable to improve this situation.

5 In accordance with a first aspect of the present invention there is provided a device for regulating a voltage supply to a semiconductor device according to claim 1.

10 This provides the advantage of allowing a minimum voltage supply to be determined quickly and without having to perform performance limit calculations.

In accordance with a second aspect of the present invention there is provided a method for regulating a voltage supply to a semiconductor device according to claim 8.

15 In accordance with a third aspect of the present invention there is provided a device for regulating a voltage supply to a semiconductor device according to claim 19.

20 This provides the advantage of allowing the voltage supply to an integrated circuit to be set based upon both the processing load on the integrated circuit and the operating conditions and manufacturing process of the integrated circuit. Additionally, short voltage switching times are achievable allowing power saving and optimal voltage levels are set during frequency scaling.

25 In accordance with a fourth aspect of the present invention there is provided a method for regulating a voltage supply to a semiconductor device according to claim 28.

30 An embodiment of the invention will now be described, by way of example, with reference to the drawings, of which:

Figure 1 illustrates an arrangement for regulating a voltage supply to a semiconductor device according to an embodiment of the present invention;

5

Figure 2 illustrates a look-up table according to an embodiment of the present invention;

10 Figure 3 illustrates a graphical representation of a look-up table according to an embodiment of the present invention and;

Figure 4 illustrates a set of look-up tables for a set of respective operating frequencies of an integrated circuit according to an embodiment of the present invention.

15

Figure 1 shows an integrated circuit 100, a power management module 101 having a voltage supply regulator 112 for providing a supply voltage to the integrated circuit 100, a software module 102 for controlling the regulation of the supply voltage to the integrated circuit 100 and a memory module 103 having a 20 look-up table 104 for storing performance data associated the integrated circuit 100. It is envisaged that the look-up table 104 may comprise a set of look-up tables.

25 The integrated circuit includes a reference counting circuit 106, a ring oscillator 107 that acts as a reference circuit, three comparators 108, 109, 110 and a look-up table register 111. It should be noted, however, that the comparators 108, 109, 110 and the look-up table register 111 could be located of chip from the integrated circuit 100.

30 The ring oscillator 107 (i.e. reference circuit) is arranged to generate a free running reference clock signal that is provided to the reference counting circuit 106. The reference circuit 107 is a subset of the circuits formed on the integrated circuit 100 and is used as a measure of the performance of the integrated circuit 100. The purpose of using the reference circuit 107 is to determine the

5 performance of the integrated circuit 100 is to minimise the complexity of the device for regulating the voltage supply to the integrated circuit 100. However, it could also be possible to measure the operating performance of all of the circuits on the integrated circuit 100.

10 The frequency of the reference circuit 107 clock signal is related to how the reference circuit 107 is performing, and is dependent upon the operating conditions of the reference circuit 107, such as the operating temperature of the integrated circuit, the supply voltage supplied to the integrated circuit 100 and the manufactured process corner.

15

As stated above the reference circuit clock signal is a clock signal that is based upon the process corner case, the environmental conditions and the operating voltage of the integrated circuit 100. This is in contrast to the operating frequency of the integrated circuit 100, which is the clock rate to which the 20 integrated circuit is working too.

The reference counting circuit 106 measures the clock signal, which as stated above is a reflection of the performance of the reference circuit 107, and provides the measurements to the comparators 108, 109, 110.

25

The comparators 108, 109, 110 are coupled to the look-up table register 111, with the look-up table register 111 also being coupled to the memory module 103 for accessing information stored in the look-up table (or set of look-up tables) 104 contained within the memory module 103.

30

As shown in figure 2 the look-up table 104, within the memory module 103, is preloaded with a set of reference circuit count values, where each set of reference circuit count values is associated with a respective supply voltage. It is also envisaged that the look-up table 205 may be preloaded with a set of reference

5 circuit count values, where each set of reference circuit count values is associated with a respective supply voltage for the given operating frequency. Each set of reference circuit count values define a range of performance for the reference circuit 107, where, in this embodiment, the reference circuit count values differ for the different supply voltages, a graphical representation of the data is shown in
10 figure 3.

Each set of reference circuit count values stored within the look-up table 104 defined three performance markers (i.e. three levels of performance of the integrated circuit). The first level 201, the upper performance limit, indicates the
15 reference circuit count value that corresponds to the upper performance limit for the integrated circuit 100 at a specified voltage (and possibly at a given frequency). The second level 202, the lower performance limit, indicates the reference circuit count value that corresponds to the lowest acceptable performance level for the integrated circuit 100 at a specified voltage. (and
20 possibly at a given frequency). The third level 203, the critical lower performance level, indicates a reference circuit count value that corresponds to a level of performance at which logic operation failures within the integrated circuit 100 could occur for a specified voltage (and possibly at a given frequency).

25 The values for the three performance levels 201, 202, 203 include a performance guard margin, which corresponds to an additional safety margin added to each of the determined performance levels for the reference circuit 105 to account for possible differences between the performance of the reference circuit 107 and the integrated circuit 100 as a whole. If the performance of the
30 integrated circuit 100 as a whole was being measured, rather than just the reference circuit 107, it would be unnecessary to include a guard margin/safety margin within the performance level values.

It is envisaged that the information stored in a set of look-up tables 104 may
35 correspond to predefined DPTC values for the integrated circuit.

5

By way of illustration, figure 2 shows that for the current embodiment nine supply voltages 204 for the integrated circuit 100 have been defined where each supply voltage is associated with a respective performance range (i.e. a range of reference circuit count values), where the performance range for the first voltage of 10 1.2 provides a reference circuit count value for the upper performance limit of 290 counts, a reference circuit count value for the lower performance limit of 275 counts and a reference circuit count value for the critical lower performance level of 264 counts.

15

The performance limits stored in the look-up table 104 are based on two main parameters: IR (i.e. current resistance) drop value (voltage reduction due to current flow through metal interconnects) and the accuracy of the voltage supply regulator 112. In an enhanced embodiment of the present invention, supply voltages are associated with an operating frequency and a set of look-up tables 20 are used. Here the performance limits stored in each look-up table are based on two main parameters: IR (i.e. current, resistance) drop value (voltage reduction due to current flow through metal interconnects) and the accuracy of the voltage supply regulator 112 for the specific operating frequency to which the relevant look-up table applies.

25

The critical lower performance level 203 is set by the minimal required voltage level and IR drop value, where IR drop value depends on existing absolute supply voltage level. The critical lower performance level 203 is set such that if the 30 maximum IR drop occurs the supply voltage inside the integrated circuit 100 would be so low that the most constrained delay paths might begin to malfunction.

The lower performance limit 202 is higher than the critical lower performance level 203 by a value proportional to the voltage raise of one minimum step of the 35 voltage supply regulator 112 plus some spare margin.

5

The higher performance limit 201 is higher than the lower performance limit 202 by a value proportional to a voltage raise of one and the half voltage steps of the voltage supply regulator 112 plus some spare margin. Alternatively it is envisaged that the higher performance limit 201 is higher than the lower 10 performance limit 202 by a value proportional to a voltage rise of one and a half voltage steps of the voltage supply regulator 112 within the power management module 101 plus some spare margin.

The software module 102, which receives information from the power 15 management module 101 as to the voltage supply being provided to the integrated circuit 100, is arranged to load the three reference circuit count performance values associated with the supplied voltage into the look-up table register 111.

In the enhanced embodiment of the present invention, the software module 20 102 receives information from the integrated circuit 100 information on the operating frequency of the integrated circuit 100 and information from the power management module 101 on the voltage supply being provided to the integrated circuit 100. The software module 102 then loads the three reference circuit count performance values for the look-up table applicable to the operating frequency of 25 the integrated circuit 100 and associated with the voltage supplied to the look-up table register 111.

The technique for changing the operational frequency of the integrated circuit 100 in accordance with the processor load requirements of an application (i.e. 30 DVFS) are well known to a person skilled in the art and for the purposes of this embodiment will not be described in any further detail.

The look-up table register 111 is arranged to provide the upper performance level value and the lower performance level reference circuit count value to the

5 first comparator 108 and second comparator 109 respectively and the critical lower performance level reference circuit count value to the third comparator 110.

10 The first comparator 108 compares the measured reference count value received from the reference counting circuit 106 with the reference circuit count value received from the look-up table register 111 (i.e. the upper performance level reference circuit count value).

If the measured reference count value falls below the upper performance level reference circuit count value the first comparator 108 provides no output.

15

If the measured reference count value is above the upper performance level reference circuit count value (i.e. the supply voltage is unnecessarily high) the first comparator 108 issues an interrupt request to the software module 102 requesting a voltage decrease. On receipt of the interrupt request the software module 102 initiates an instruction to the power management module 101 to lower the voltage supply to the integrated circuit 100 to the next lower voltage supply level within the look-up table and the software module 102 initiates the loading of the three reference circuit count performance values associated with the new supplied voltage into the look-up table register 111.

25

The second comparator 109 compares the measured reference circuit count value received from the reference counting circuit 106 with the reference circuit count value received from the look-up table register 111 (i.e. the lower performance level reference circuit count value).

30

If the measured reference count value is higher than the lower performance level reference circuit count value the second comparator 109 provides no output.

5 If the measured reference count value is below the lower performance level reference circuit count value (i.e. the supply voltage is too low) the second comparator 109 issues an interrupt request to the software module 102 requesting a voltage increase. On receipt of the interrupt request the software module 102 initiates an instruction to the power management module 101 to increase the
10 voltage supply to the integrated circuit 100 to the next highest voltage supply level within the look-up table and the software module 102 initiates the loading of the three reference circuit count performance values associated with the new supplied voltage into the look-up table register 111.

15 The third comparator 110 compares the measured reference circuit count value received from the reference counting circuit 106 with the reference circuit count value received from the look-up table register 111 (i.e. the critical lower performance reference circuit count value).

20 If the measured reference circuit count value falls below the critical lower performance level reference circuit count value, which is placed at a lower count level to the lower performance level, this could indicate that a previous request to increase the voltage supply to the integrated circuit 100 is occurring too slowly and/or the operating environment conditions are degrading at a fast rate. In
25 response to the measured reference circuit count value falling below the critical lower performance level the third comparator 110 issues a high priority interrupt request to the software module 102 requesting a voltage increase. On receipt of the high priority interrupt request the software module places a high priority instruction to the power management module 101 requesting an increase in the
30 voltage supply to the integrated circuit 100 to the next higher voltage supply level and, if not already performed as a result of any previous voltage request interrupts from the second comparator 109, the software module 102 initiates the loading of the three reference circuit count performance values associated with the new supply voltage to the look-up table register 111.

5 In the enhanced embodiment of the present invention, when the operational frequency of the integrated circuit 100 is changed (by the DVFS operation) the software module 102 references the look-up table applicable to the new operating frequency and determines which three reference circuit count performance values to load into the look-up table register 111 by performing a comparison between the
10 measured reference count value and the set of reference circuit count performance values within the selected look-up table. Notably the performance values stored in the look-up table comprise a plurality of process temperature compensation voltage values, where the respective voltage values are associated with an operational frequency of the semiconductor device.

15

Figure 4 shows by way of illustration an example of a memory module having a set of look-up tables 104 having three look-up tables 401, 402, 403 associated with three separated operating frequencies of an integrated circuit 100. Each of the
20 three look-up tables 401, 402, 403 has nine sets of reference circuit count performance values.

By way of example, when the integrated circuit 100 is operating at the first frequency the software module 102 determines with reference to the first look-up table 401 from the measured reference count value, as described above, that the
25 optimum supply voltage would be 1.3. If, due to a change in processing loading requirements, the operating frequency of the integrated circuit 100 is changed to the second frequency the software module 102 determines with reference to the second look-up table 402 and the measured reference count value that the optimum supply voltage should be 1.45. Correspondingly, if due to a further
30 change in processing loading the operating frequency of the integrated circuit 100 is change to the third frequency the software module 102 determines with reference to the third look-up table 403 and the measured reference count value that the optimum supply voltage should be 1.55.

35

5 It will be apparent to those skilled in the art that the disclosed subject matter
may be modified in numerous ways and may assume many embodiments other
than the preferred forms specifically set out as described above, for example the
above embodiments could be arranged such that the look-up table 104 or each
10 look-up table could have more or less than three performance levels and the
change in voltage could be to voltage levels other than the next value up or down
from the current voltage value within the look-up table 104, rather than the
comparators 108, 109, 110 being arranged to send a signal when a performance
level has been reached the comparators 108, 109, 110 could be arranged to stop
15 sending a signal when a performance level has be reached. In addition, the
comparators 108, 109, 110 could be arranged to stop sending a signal when a
performance level has be reached and the DPTC values stored in the set of look-
up tables could be derived in alternative ways.

5 CLAIMS

1. A device (101) for regulating a voltage supply to a semiconductor device (100), said device comprising a memory (103) for storing a plurality of performance ranges, wherein said performance ranges are associated with a respective supply voltage; a measuring function for measuring a performance of said semiconductor device (100); and a regulator (112) for modifying the supply voltage to said semiconductor device (100) if a measured performance of said semiconductor device is not within a predetermined portion of said performance range associated with said voltage supplied to said semiconductor device (100).
10
2. A device (101) according to claim 1, wherein said performance range is defined to have an upper performance limit (201) such that if said measured performance of the semiconductor device (100) is above said upper performance limit (201) said regulator (112) is arranged to reduce said voltage supplied to said semiconductor device (100).
15
3. A device according to claim 1, wherein said performance range is defined to have a lower performance limit (202) such that if said measured performance of said semiconductor device (100) is below said lower performance limit (202) said regulator (112) is arranged to increase said voltage supplied to the semiconductor device(100).
20
4. A device according to claim 1, wherein said performance range is defined to have a critical lower performance limit (203) such that if said measured performance of said semiconductor device (100) is below said critical lower
25
- 30

5 performance limit (203) said regulator is arranged to increase said voltage supplied to said semiconductor device.

10 5. A device (101) according to claim 1, wherein said measuring function is arranged to measure said performance of said semiconductor device (100) by measuring said performance of a reference circuit (107) that forms part of said semiconductor device (100).

15 6. A device (101) according to claim 5, wherein said plurality of performance ranges are arranged to include a performance guard margin to compensate for differences between said measured performance of said reference circuit (107) and an actual performance of a complete integrated circuit (100).

20 7. A device (101) according to claim 1, further comprising a ring oscillator (107), wherein said measuring function measures a frequency of said ring oscillator (107) for providing a measure of said performance of an integrated circuit (100).

25 8. A method for regulating a voltage supply to a semiconductor device, said method comprising storing a plurality of performance ranges, wherein respective performance ranges are associated with a respective supply voltage; measuring a performance of said semiconductor device; and modifying said supply voltage to said semiconductor device if a measured performance of said semiconductor device is not within a predetermined portion of a performance range associated with said voltage supplied to said semiconductor device.

30

5 9. A device (101) for regulating a voltage supply to a semiconductor device (100) according to claim 1, wherein the memory (103) also stores a plurality of process temperature compensation voltage values, wherein said respective process temperature compensation voltage values are associated with a respective operational frequency for said semiconductor device (100); such that if said operational frequency of said semiconductor device (100) changes to a new operational frequency, said supply voltage is modified by said regulator to substantially a same value as said process temperature compensation voltage value associated with said new operation frequency.

10

15 10. A device (101) according to claim 9, wherein each process temperature compensation voltage value associated with a respective operational frequency is determined from a plurality of performance ranges stored in said memory (103) wherein said respective performance ranges are associated with a respective supply voltage.

20 11. A device (101) according to claim 10, further comprising a measuring function for measuring the performance of the semiconductor device (100), wherein said regulator (112) is arranged to modify said supply voltage to said semiconductor device (100) if a measured performance of said semiconductor device (100) is not within a predetermined portion of a performance range associated with said voltage supplied to the semiconductor device for a given frequency.

25

30 12. A device (101) according to claim 11, wherein said performance range is defined to have an upper performance limit such that if said measured performance of said semiconductor device (100) is above said upper performance limit said regulator (112) is arranged to reduce said voltage supplied to said semiconductor device (100).

13. A device (101) according to claim 11, wherein said performance range is defined to have a lower performance limit such that if said measured performance of said semiconductor device (100) is below said lower

5 performance limit said regulator (112) is arranged to increase said voltage supplied to said semiconductor device (100).

10 14. A device (101) according to claim 11, wherein said performance range is defined to have a critical lower performance limit such that if said measured performance of said semiconductor device (100) is below said critical lower performance limit said regulator (112) is arranged to increase said voltage supplied to said semiconductor device (100).

15 15. A device (101) according to claim 11, wherein said measuring function is arranged to measure the performance of said semiconductor device (100) by measuring said performance of a reference circuit that forms part of said semiconductor device (100).

20 16. A device (101) according to claim 15, wherein said plurality of performance ranges are arranged to include a performance guard margin to compensate for differences between said measured performance of said reference circuit and an actual performance of said semiconductor device (100).

25 17. A device (101) according to claim 11, further comprising a ring oscillator, wherein said measuring function measures a frequency of said ring oscillator for providing a measure of a performance of the semiconductor device (100).

30 18. A method for regulating a voltage supply to a semiconductor device, according to claim 8 wherein said set of storing comprises storing a plurality of process temperature compensation voltage values, wherein respective process temperature compensation voltage values are associated with a respective operational frequency for said semiconductor device; and said step of modifying comprises modifying a supply voltage to said semiconductor device if an operational frequency of said semiconductor device changes to a new operational frequency, wherein said supply voltage is modified to substantially a same value as a process temperature compensation voltage value associated with said new operational frequency.

5 19. A device (101) for regulating a voltage supply to a semiconductor device (100), said device comprising a memory (103) for storing a plurality of process temperature compensation voltage values, wherein said respective process temperature compensation voltage values are associated with a respective operational frequency for said semiconductor device (100); and a

10 regulator (112) for modifying said supply voltage to said semiconductor device (100) if said operational frequency of said semiconductor device (100) changes to a new operational frequency, and wherein said supply voltage is modified to substantially a same value as said process temperature compensation voltage value associated with said new

15 operational frequency.

20 20. A device (101) according to claim 19, wherein each process temperature compensation voltage value associated with a respective operational frequency is determined from a plurality of performance ranges stored in said memory (103) wherein said respective performance ranges are associated with a respective supply voltage.

25 21. A device (101) according to claim 20, further comprising a measuring function for measuring the performance of the semiconductor device, wherein said regulator (112) is arranged to modify said supply voltage to said semiconductor device (100) if a measured performance of the semiconductor device (100) is not within a predetermined portion of a performance range associated with said voltage supplied to said semiconductor device for a given frequency.

30 22. A device (101) according to claim 21, wherein said performance range is defined to have an upper performance limit such that if said measured performance of said semiconductor device (100) is above said upper performance limit said regulator is arranged to reduce said voltage supplied to said semiconductor device (100).

35 23. A device (101) according to claim 21, wherein said performance range is defined to have a lower performance limit such that if said measured performance of said semiconductor device (100) is below said lower

5 performance limit said regulator (112) is arranged to increase said voltage supplied to said semiconductor device (100).

24. A device (101) according claim 21, wherein said performance range is defined to have a critical lower performance limit such that if the measured performance of said semiconductor device (100) is below said critical lower 10 performance limit said regulator (112) is arranged to increase said voltage supplied to said semiconductor device (100).

25. A device (101) according to claim 21, wherein said measuring function is arranged to measure the performance of said semiconductor device by measuring said performance of a reference circuit that forms part of said 15 semiconductor device (100).

26. A device (101) according to claim 25, wherein said plurality of performance ranges are arranged to include a performance guard margin to compensate for differences between said measured performance of said reference circuit and an actual performance of said semiconductor device.

20 27. A device (10) according to claim 21, further comprising a ring oscillator, wherein said measuring function measures a frequency of said ring oscillator for providing a measure of a performance of the semiconductor device.

25 28. A method for regulating a voltage supply to a semiconductor device, said method comprising storing a plurality of process temperature compensation voltage values, wherein respective process temperature compensation voltage values are associated with a respective operational frequency for said semiconductor device; and modifying a supply voltage to said semiconductor device if an operational frequency of said semiconductor 30 device changes to a new operational frequency, wherein said supply voltage is modified to substantially a same value as a process temperature compensation voltage value associated with said new operational frequency.

INTERNATIONAL SEARCH REPORT

International Application No

PCT/IB2004/003939

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 G06F1/32 G05F1/46

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
 IPC 7 G06F G05F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 847 552 A (BROWN ET AL) 8 December 1998 (1998-12-08) column 3, line 1 – column 5, line 15; figures 1-3 ----- US 2002/029352 A1 (BORKAR SHEKHAR Y ET AL) 7 March 2002 (2002-03-07) paragraphs '0004!, '0022! – '0033!, '0073! – '0087!; figures 1,5,6 -----	1-11, 18-21, 28 1-28
A	PATENT ABSTRACTS OF JAPAN vol. 016, no. 017 (P-1299), 16 January 1992 (1992-01-16) & JP 03 235288 A (HITACHI LTD; others: 01), 21 October 1991 (1991-10-21) abstract; figures 2,13 -----	1-28

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- °A° document defining the general state of the art which is not considered to be of particular relevance
- °E° earlier document but published on or after the international filing date
- °L° document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- °O° document referring to an oral disclosure, use, exhibition or other means
- °P° document published prior to the international filing date but later than the priority date claimed

°T° later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

°X° document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

°Y° document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

°&° document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

8 April 2005

20/04/2005

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Waters, D

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IB2004/003939

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5847552	A 08-12-1998	NONE	
US 2002029352	A1 07-03-2002	NONE	
JP 03235288	A 21-10-1991	NONE	

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
2 June 2005 (02.06.2005)

PCT

(10) International Publication Number
WO 2005/050425 A1

(51) International Patent Classification⁷: G06F 1/32, G05F 1/46

(21) International Application Number: PCT/IB2004/003939

(22) International Filing Date: 18 November 2004 (18.11.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
GB 0326862.0 18 November 2003 (18.11.2003) GB
GB 0326864.6 18 November 2003 (18.11.2003) GB



(71) Applicant (for all designated States except US):
FREESCALE SEMICONDUCTOR, INC. [US/US];
6501 William Cannon Dr., Austin, TX 78735 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **ROZEN, Anton** [IL/IL]; Tzvony 62, 70700 Gedera (IL). **PRIEL, Michael** [—/IL]; Shmuel Hanagid 18/15, 46498 Hertzelia (IL). **SMOLYANSKY, Leonid** [IL/IL]; Ha'Irus 10 Orot, 30600 Or-Akiva (IL). **BOBROV, Boris** [IL/US]; 2716 Barton Creek Blvd., Appt # 811, Austin, TX 78735 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- with amended claims and statement

Date of publication of the amended claims and statement:

29 September 2005

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 2005/050425 A1

(54) Title: METHOD AND DEVICE FOR REGULATING A VOLTAGE SUPPLY TO A SEMICONDUCTOR DEVICE

(57) **Abstract:** A device for regulating a voltage supply to a semiconductor device, the device comprising memory for storing a plurality of performance ranges, wherein the respective performance ranges are associated with a respective supply voltage; means for measuring the performance of the semiconductor device; and a regulator for modifying the supply voltage to the semiconductor device if the measured performance of the semiconductor device is not within a predetermined portion of the performance range associated with the voltage supplied to the semiconductor device.

AMENDED CLAIMS

[received by the International Bureau on 20 June 2005 (20.06.05);
original claims 1-28 replaced by new claims 1-30 (7 pages)]

1. A device (101) for regulating a voltage supply to a semiconductor device (100), said device comprising a memory (103) for storing a plurality of performance ranges, wherein said performance ranges are associated with a respective supply voltage; a measuring function for measuring a performance of said semiconductor device (100); and a regulator (112) wherein the device (101) is characterised in that the memory (103) stores a performance limit of the semiconductor device (100) and a reference circuit (107) is coupled to the memory (103) and is arranged to determine a lowest supply voltage required to maintain a performance of the semiconductor device (100) at a given operational frequency and modify the supply voltage to said semiconductor device (100) if a measured performance of said semiconductor device is not within a predetermined portion of said performance range associated with said voltage supplied to said semiconductor device (100).
2. A device (101) according to claim 1, wherein said performance limits stored in the memory (103) are based on two parameters: a current resistance drop value and an accuracy of the regulator (112).
3. A device (101) according to claim 1, wherein said performance range is defined to have an upper performance limit (201) such that if said measured performance of the semiconductor device (100) is above said upper performance limit (201) said regulator (112) is arranged to reduce said voltage supplied to said semiconductor device (100).

5 4. A device according to claim 1, wherein said performance range is defined to have a lower performance limit (202) such that if said measured performance of said semiconductor device (100) is below said lower performance limit (202) said regulator (112) is arranged to increase said voltage supplied to the semiconductor device(100).

10

5 5. A device according to claim 1, wherein said performance range is defined to have a critical lower performance limit (203) such that if said measured performance of said semiconductor device (100) is below said critical lower performance limit (203) said regulator is arranged to increase said voltage supplied to said semiconductor device.

15

6. A device (101) according to claim 1, wherein said measuring function is arranged to measure said performance of said semiconductor device (100) by measuring said performance of a reference circuit (107) that forms part 20 of said semiconductor device (100).

20

7. A device (101) according to claim 6, wherein said plurality of performance ranges are arranged to include a performance guard margin to compensate for differences between said measured performance of said reference circuit (107) and an actual performance of a complete integrated circuit 25 (100).

25

8. A device (101) according to claim 1, further comprising a ring oscillator (107), wherein said measuring function measures a frequency of said ring oscillator (107) for providing a measure of said performance of an 30 integrated circuit (100).

5 9. A method for regulating a voltage supply to a semiconductor device, said
method comprising storing a plurality of performance ranges of the
semiconductor device (100), wherein respective performance ranges are
associated with a respective supply voltage; measuring a performance of
said semiconductor device; wherein the method is characterised by the step
10 of determining a lowest supply voltage required to maintain a performance
of the semiconductor device (100) at a given operational frequency and
modifying said supply voltage to said semiconductor device if a measured
performance of said semiconductor device is not within a predetermined
portion of a performance range associated with said voltage supplied to
15 said semiconductor device.

10. A device (101) for regulating a voltage supply to a semiconductor device (100) according to claim 1, wherein the memory (103) also stores a plurality of process temperature compensation voltage values, wherein said
20 respective process temperature compensation voltage values are associated with a respective operational frequency for said semiconductor device (100); such that if said operational frequency of said semiconductor device (100) changes to a new operational frequency, said supply voltage is modified by said regulator to substantially a same value as said process
25 temperature compensation voltage value associated with said new operation frequency.

11. A device (101) according to claim 10, wherein each process temperature compensation voltage value associated with a respective operational frequency is determined from a plurality of performance ranges stored in
30 said memory (103) wherein said respective performance ranges are associated with a respective supply voltage.

12. A device (101) according to claim 11, further comprising a measuring function for measuring the performance of the semiconductor device (100), wherein said regulator (112) is arranged to modify said supply voltage to
35 said semiconductor device (100) if a measured performance of said

5 semiconductor device (100) is not within a predetermined portion of a performance range associated with said voltage supplied to the semiconductor device for a given frequency.

10 13. A device (101) according to claim 12, wherein said performance range is defined to have an upper performance limit such that if said measured performance of said semiconductor device (100) is above said upper performance limit said regulator (112) is arranged to reduce said voltage supplied to said semiconductor device (100).

15 14. A device (101) according to claim 12, wherein said performance range is defined to have a lower performance limit such that if said measured performance of said semiconductor device (100) is below said lower performance limit said regulator (112) is arranged to increase said voltage supplied to said semiconductor device (100).

20 15. A device (101) according to claim 12, wherein said performance range is defined to have a critical lower performance limit such that if said measured performance of said semiconductor device (100) is below said critical lower performance limit said regulator (112) is arranged to increase said voltage supplied to said semiconductor device (100).

25 16. A device (101) according to claim 12, wherein said measuring function is arranged to measure the performance of said semiconductor device (100) by measuring said performance of a reference circuit that forms part of said semiconductor device (100).

30 17. A device (101) according to claim 16, wherein said plurality of performance ranges are arranged to include a performance guard margin to compensate for differences between said measured performance of said reference circuit and an actual performance of said semiconductor device (100).

18. A device (101) according to claim 12, further comprising a ring oscillator, wherein said measuring function measures a frequency of said ring oscillator for providing a measure of a performance of the semiconductor device (100).

5 19. A method for regulating a voltage supply to a semiconductor device, according to claim 9 wherein said set of storing comprises storing a plurality of process temperature compensation voltage values, wherein respective process temperature compensation voltage values are associated with a respective operational frequency for said semiconductor device; and said

10 step of modifying comprises modifying a supply voltage to said semiconductor device if an operational frequency of said semiconductor device changes to a new operational frequency, wherein said supply voltage is modified to substantially a same value as a process temperature compensation voltage value associated with said new operational

15 frequency.

20 20. A device (101) for regulating a voltage supply to a semiconductor device (100), said device comprising a memory (103) for storing a plurality of process temperature compensation voltage values, wherein said respective process temperature compensation voltage values are associated with a respective operational frequency for said semiconductor device (100); and a regulator (112) for modifying said supply voltage to said semiconductor device (100) if said operational frequency of said semiconductor device (100) changes to a new operational frequency, and wherein the device (101) is characterised in that the memory (103) stores a performance limit

25 of the semiconductor device (100) and a reference circuit (107) is coupled to the memory (103) and is arranged to determine a lowest supply voltage required to maintain a performance of the semiconductor device (100) at a given operational frequency and modify said supply voltage to substantially a same value as said process temperature compensation voltage value

30 associated with said new operational frequency,

21. A device (101) according to claim 20, wherein said performance limit stored in the memory (103) is based on a current resistance drop value and an accuracy of the regulator (112).

5 22. A device (101) according to claim 20, wherein each process temperature compensation voltage value associated with a respective operational frequency is determined from a plurality of performance ranges stored in said memory (103) wherein said respective performance ranges are associated with a respective supply voltage.

10 23. A device (101) according to claim 22, further comprising a measuring function for measuring the performance of the semiconductor device, wherein said regulator (112) is arranged to modify said supply voltage to said semiconductor device (100) if a measured performance of the semiconductor device (100) is not within a predetermined portion of a performance range associated with said voltage supplied to said semiconductor device for a given frequency.

15 24. A device (101) according to claim 23, wherein said performance range is defined to have an upper performance limit such that if said measured performance of said semiconductor device (100) is above said upper performance limit said regulator is arranged to reduce said voltage supplied to said semiconductor device (100).

20 25. A device (101) according to claim 23, wherein said performance range is defined to have a lower performance limit such that if said measured performance of said semiconductor device (100) is below said lower performance limit said regulator (112) is arranged to increase said voltage supplied to said semiconductor device (100).

25 26. A device (101) according to claim 23, wherein said performance range is defined to have a critical lower performance limit such that if the measured performance of said semiconductor device (100) is below said critical lower performance limit said regulator (112) is arranged to increase said voltage supplied to said semiconductor device (100).

30 27. A device (101) according to claim 23, wherein said measuring function is arranged to measure the performance of said semiconductor device by

5 measuring said performance of a reference circuit that forms part of said semiconductor device (100).

10 28. A device (101) according to claim 27, wherein said plurality of performance ranges are arranged to include a performance guard margin to compensate for differences between said measured performance of said reference circuit and an actual performance of said semiconductor device.

15 29. A device (101) according to claim 23, further comprising a ring oscillator, wherein said measuring function measures a frequency of said ring oscillator for providing a measure of a performance of the semiconductor device.

20 30. A method for regulating a voltage supply to a semiconductor device, said method comprising storing a plurality of process temperature compensation voltage values, wherein respective process temperature compensation voltage values are associated with a respective operational frequency for said semiconductor device; and modifying a supply voltage to said semiconductor device if an operational frequency of said semiconductor device changes to a new operational frequency, wherein the method is characterised by the step of determining a lowest supply voltage required to maintain a performance of the semiconductor device (100) at a given operational frequency and modifying said supply voltage to substantially a same value as a process temperature compensation voltage value associated with said new operational frequency.

25

Statement under Article 19(1) PCT

Re: Patent Application PCT/IB2004/003939 in the name of Freescale Semiconductor, Inc

Amendments and support therefor:

Claim 1, Claim 8 (renumbered as Claim 9), Claim 19 (renumbered as Claim 20) and Claim 28 (renumbered as Claim 30) have been amended to include the feature that the memory stores a performance limit of the semiconductor device and a reference circuit is arranged to determine a lowest supply voltage required to maintain a performance of the semiconductor device at a given operational frequency. Support for this feature can be found throughout the Specification as originally filed, not least on page 6, lines 12-23.

New Claims 2 and 21 have been introduced, targeted towards the performance limits stored in the memory being based on a current-resistance drop value and an accuracy of the regulator. Support for this feature can be found at least on page 7, lines 15-24 of the Specification as originally filed.

Subsequent Claims have been re-numbered accordingly.